Abstract-Pseudo random number generators (PRNGs) play an important role in many fields such as encryption and hardware testing. One common structure of PRNGs is linear feedback shifting register (LFSR), which generate a n-bit sequence from a specific seed. However, the sequence of random numbers can be predicted given a fixed seed and some sequences of generated numbers. Considering the drawbacks of available LSFR-based PRNGs, in this paper we devised a configurable and aperiodic LSFR-based PRNG, which utilize the unpredictability of metastable state widely existed in digital circuits. In this case, the sequence of random numbers is almost unpredictable and can meet the requirements of most applications especially critical ones. Then we implemented it on FPGA and the simulation results indicate that the proposed PRNG has better performance in generating random numbers with high randomness.
INTRODUCTION
At present, due to the development of hardware technologies, Pseudo random number generators (PRNGs) have come into widespread use in the radar signal, digital communication, automatic control, identification of biological systems and other fields [1] . Field Programmable Gate Array (FPGA) is comparatively suitable to implement PRNGs because of its high flexibility. There are many designs of PRNGs which are commonly used in different kinds of algorithms and simulations [2] . Linear feedback shifting register (LFSR) is one commonly used structure to implement PRNGs, which is comparatively cheap in overhead. In this paper, the proposed PRNG is mainly based on LFSR.
There are many methods to generate pseudo random numbers [3] - [5] . Normally, pseudo random numbers are generated by a deterministic function through a seed. This means that if the seed is fixed, from a certain number of generated random numbers, we can easily find the patterns or even calculate the next sequence of random numbers. In this case, the random numbers generated can be predicted and thus may result in serious consequences especially in critical applications such as encryption. In other words, the generated numbers are no longer randomly distributed and fail to achieve its purpose.
The main reason for the existence of patterns or periodicity in the generated random numbers is that conventionally PRNGs are not configurable or the configurability narrowly satisfies the demand. In fact, the seed and the feedback factor are the determining factor in PRNGs based on LFSR. In this paper, we devised a configurable and aperiodic pseudo random number generator, which takes advantage of the metastability in digital circuits.
The structure of this paper is as follows: Section Ⅱ introduces previous work on PRNGs while Section Ⅲ describes the design and implementation of the proposed strategy for pseudo random number generating using metastable signal. The results of simulation and synthesis are presented in Section IV. Section Ⅴ concludes the paper and discusses our future work.
II. PREVIOUS RESEARCH WORK

A. Basic LFSR Architecture
Due to the hardware structure of the FPGA, original LFSR can be easily implemented in FPGA. Normally, LFSR is implemented as a bunch of D-flip-flops (DFF) that are connected as a shift register. The output of the last DFF is used as the feedback to the beginning of the shift register chain. Several outputs of the DFFs are used as inputs of an XOR or XNOR gate. Therefore, feedbacks always exist at the XOR or XNOR gates. Fig. 1 shows the schematic of LFSR. In the original LFSR strategy, if the number of the DFF is n, the maximum possible random number of iterations N can be calculated as (1) .
B. Parallel LFSR Architecture Based on IIR Filtering
To improve the speed of the generation process of random numbers, a circuit based on IIR was proposed in [6] to achieve high-through Bose-Chaudhuri-Hocquenghem (BCH) or cyclic redundancy check encoder for storage and communication systems [6] . This structure not only increase the speed of the system but also improves the randomness (detailed in [6] ). Under this structure, the feedback factor of a chain is unknown and unpredictable. The reason is that the feedback factor comes from the IIR filtering, and it is extremely complicated to compute how the filtering will work in the next timescale [6] . And one of the most important task of this circuit is to find a balance between the overhead and speed. Fig. 2 shows the LFSR architecture based on IIR Filtering. [6] In the LFSR architecture based on IIR Filtering which was described in Fig. 2 , the feedback function can be shown as (2) .
Therefore, we can calculate the output y(n) from the past values of y(n) and u(n) using (3) [7] .
C. A Reconfigurable LFSR
The original LFSR can generate 2 n − 1 states according to (1) , which is periodic and contains a certain sequence of random numbers. A reconfigurable LFSR architecture was proposed in [7] to increase the randomness of the generator, which consists of DFFs, multiplexers and XOR gates. Compared to the original architecture, the reconfigurable LFSR architecture adds a multiplexer between XOR gate and DFF. The seed of the PRNGs can be modified through the select port of the multiplexer. The reconfigurable LFSR architecture is shown in Fig. 3 .
The main difference between the reconfigurable LFSR and the original architecture is that the architecture described in Fig. 3 adds two inputs named seed and load. We can modify the functions of the random generator by changing the inputs of multiplexers. To improve the performance of available PRNGs, we devised a 16-bits LFSR that is configurable and aperiodic. The range of the random numbers can be configured by the users, as well as the seed and the feedback factor. By taking advantage of the unpredictability of metastable state, the random numbers generated are aperiodic. Fig. 4 shows the structure of the proposed LFSR.
In this paper, we define the feedback factor as g(n). Then we will describe the design and implementation of the generator by introducing several strategies.
A. The Algorithm of g(n) Configuration
The most common PRNG devised from LFSR are parallel LFSR or Hybrid LFSR. Fig. 5 shows an n-stage topbottom Maximum-Length Sequences Generator (MLSG) devised from Hybrid LFSR [8] . In this design, the randomness is better than parallel LFSR, but the output of each DFF is also regular. The reason is that this design just makes it computationally complicated, and the output of the next moment DFF is shown in (4) [8] .
X( t + 1 ) = Tab * X( t )
where Tab is the matrix corresponding to the timing of the propose MLSG. Figure 5 . A design based on Hybrid LFSR As is described above, g(n) in most kinds of the LFSR is fixed and cannot be modified. In this paper, we proposed a strategy that allows g(n) to be modified arbitrarily. The random number comes from the two inputs of XOR gate or XNOR gate. As for the XOR gate, one of its input is the output of DFF, and we define it as Q. If another input of it is 0, its Boolean function can be written as (5) . And if another input is 1, the feedback will be added to the signal propagation path. Considering these factors, we use an AND gate to control the value g(n). We define the feedback value as F., and the output of XOR as y. The output of the XOR can be written as (6) .
According to (5) and (6), the result of the Boolean function depends on the value of g (n). The g(n) is equivalent to a switch to control the feedback. Fig. 6 shows the core of the proposed strategy. 
To intuitively show the effect of the algorithm of g(n) configuration, the truth table for y is shown in Table I .
As shown in Fig. 6 , when g(n) = 0 the XOR gate is not working, so we can modify the value of g(n) to control the feedback. 
B. The Algorithm of Seed Configuration
Seed configuration is easier to implement than g(n) configuration. Seed is a binary sequence for DFFs and we can modify the value of seed at any time. If we change the value of any DFF of the LFSR, the states of the state machine will change as well. As a result, the randomicity of the pseudorandom number will increase. The hardest part is that there will be a conflict between the seed and the outputs of XOR gate. To solve the problem, we use multiplexer to make the seed configurable. The seed configuration algorithm is shown in Fig. 7 . The seed comes from the samples of metastable state signals, which is almost unpredictable and thus can improve the randomness. It is worth noticing that seed_en is the control bit that is used to control when the seed is introduced to the DFF chain.
C. The Algorithm of Range Configuration
In various applications of random numbers, it is significant to limit the range of the random numbers. For PRNGs, there are few researches in this filed especially in LFSR. People usually use modular arithmetic to limit the range of the pseudo random number. We define the output of the PRNG as C, the output of LFSR as A, and the maximum allowed output number as B. The proposed modular arithmetic can be written as (7), and the range of it can be expressed as (8) .
Although this method is feasible and easy to implement, it will introduce a not negligible overhead because dividers and multipliers will take up lots of resources. Therefore, we devised a novel strategy based on the successive approximation algorithm. This algorithm is used in the design of SAR ADC structure [9] , [10] and intelligent vehicle speed adaption based on energy dissipation [11] . In the proposed strategy we use the successive approximation algorithm to check if the output of LFSR is greater than the pre-set maximum value. We compare the binary value of the LFSR output with the pre-set maximum value from MSB to LSB. The algorithm stops running when it is detected that the one binary bit in the output of LFSR is less than the corresponding bit in the pre-set maximum value, otherwise we set the corresponding bit in the LFSR to 0. The proposed strategy is shown in Fig. 8 .
Comparator is the core of the proposed strategy, which is based on LESS_THAN (a source provided by FPGA). The comparator can be implemented by simply combining it with a multiplexer, shown in Fig. 9 below.
As the shown in Fig. 9 , if an is larger than bn, then the output of LESS_THAN is 1, and the output of the comparator of will be 0. Obviously, an must be 1 in this case.
The truth table for out is presented in Table II . It is clearly that out is equal to ~an only if an > bn. TABLE II.   TRUTH TABLE OF OUT   an  bn  out  0  0  0  0  1  0  1  0  0  1 1 1 Figure 9 . The proposed comparator
D. The Metastable State
An "unpredictable" source with high entropy is necessary to make the RPNG aperiodic, and a randomness extractor is also essential [12] . Metastable state is one of the most common state in digital circuits, which can make signals unpredictable, thus there have been lots of research on preventing metastable state [13] . Due to the unpredictability of metastable state, we devise a novel strategy to generate both the seed and g(n) utilizing the metastability of digital circuits. In experiments we can simply use the key jittering as the source of metastability, but in practice the source comes from the internal signals. As the shown in Fig. 10 , when the key is pressed, the signal will not change immediately. We use the highfrequency clock to sample the signal that is unstable and unpredictable. In fact, the higher the clock frequency is, the better the results of the signal acquisition will be.
E. Top-Level Design
As is shown in Fig. 4 , we use the data from metastable state to control the seed and g(n), which can make the randomness better. As is shown in Fig. 11, a 3 -bits PRNG based on LFSR will be used to illustrate its function. If it is not configurable, the pseudo random numbers would loop as the circle connected by solid lines. If the seed is modified, the cycle will start from a different state. Similarly, if g(n) is modified, the looping path of the state machine will be different. As a result, the randomness will be much better due to the configurability of the seed and g(n).
As is shown in Fig. 11 , the starting state of the state machine is 001, and the whole loop can be predicted easily. It is worth noticing that when the seed changes, the state machine will start from a different state, such as 011, but the path is also predictable. However, by using our design, if we change g(n), the difficulty of predicting the next state will increase exponentially.
IV. SIMULATION AND SYNTHESIS
A. Simulation
The simulation waveform of the PRNG using ModelSim ALTERA STARTER EDITION 10.1 simulator is shown in Fig. 12 . In simulations we set the range of the pseudo random number from 1 to 40000. Table 6 shows the number of pseudo-random numbers in a cycle in different configurations. Due to the unpredictable of the seed an g(n), pseudo-random numbers generated next cycle will be much different. As a result, it will be aperiodic.
B. Synthesis
We use Xilinx Vivado 2015.4 tools for checking synthesis and Place & Route and the proposed PRNG is implemented on Artix-7 FPGA. Some of the main characteristics of the device are shown in Table III [14] . We implement the proposed PRNG using XNOR feedback. Because the LFSR based on XOR feedback can be filled up by all 1's, it will not give zeros sequence [15] . This is the reason why the range of the pseudo random numbers starts from 1 instead of 0. The overhead is shown in Table IV and Fig. 13 analyzed the energy usage on chip. This paper proposed a configurable and aperiodic pseudo random number generator which is based on LFSR. The proposed generator can generate 16-bits pseudo random numbers from 1 to 40000, which are aperiodic and difficult to predict. In fact, if we change both the seed and g(n), there will be more than 215-1 different paths to cycle between all the states, producing unpredictable random numbers. As shown in Fig. 14 , the PNRG that we proposed can generate pseudo random number with better randomness.
Overhead is very significant in circuit design. In the future we plan to design a novel strategy to further reduce the overhead. We will also be devoted to find alternatives to LFSR to generate noise sequence instead of regular sequence.
